Save $10 through Sunday. Get the code »

Logical Effort: Designing Fast CMOS Circuits

by , ,

Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes. The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, logical effort will change the way you ...

loading
  • Book Details
  • Seller
Logical Effort: Designing Fast CMOS Circuits
1999, Morgan Kaufmann Publishers, San Francisco, CA

ISBN-13: 9781558605572

Trade paperback

Filter Results
Shipping
Item Condition
Seller Rating
Other Options
Change Currency